JPH0465417B2 - - Google Patents
Info
- Publication number
- JPH0465417B2 JPH0465417B2 JP58088157A JP8815783A JPH0465417B2 JP H0465417 B2 JPH0465417 B2 JP H0465417B2 JP 58088157 A JP58088157 A JP 58088157A JP 8815783 A JP8815783 A JP 8815783A JP H0465417 B2 JPH0465417 B2 JP H0465417B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- data
- register
- error correction
- correction circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58088157A JPS59223999A (ja) | 1983-05-19 | 1983-05-19 | 情報処理装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58088157A JPS59223999A (ja) | 1983-05-19 | 1983-05-19 | 情報処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59223999A JPS59223999A (ja) | 1984-12-15 |
JPH0465417B2 true JPH0465417B2 (en]) | 1992-10-20 |
Family
ID=13935084
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58088157A Granted JPS59223999A (ja) | 1983-05-19 | 1983-05-19 | 情報処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59223999A (en]) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5048022A (en) * | 1989-08-01 | 1991-09-10 | Digital Equipment Corporation | Memory device with transfer of ECC signals on time division multiplexed bidirectional lines |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5528158A (en) * | 1978-08-18 | 1980-02-28 | Casio Comput Co Ltd | Calender display unit |
-
1983
- 1983-05-19 JP JP58088157A patent/JPS59223999A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59223999A (ja) | 1984-12-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6523140B1 (en) | Computer system error recovery and fault isolation | |
US7206891B2 (en) | Multi-port memory controller having independent ECC encoders | |
US5764929A (en) | Method and apparatus for improving bus bandwidth by reducing redundant access attempts | |
AU628407B2 (en) | High speed bus with virtual memory data transfer capability | |
US5301332A (en) | Method and apparatus for a dynamic, timed-loop arbitration | |
US5546587A (en) | Decentralized bus arbitration system which continues to assert bus request signal to preclude other from asserting bus request signal until information transfer on the bus has been completed | |
US6567908B1 (en) | Method of and apparatus for processing information, and providing medium | |
JPH0465417B2 (en]) | ||
US5590286A (en) | Method and apparatus for the pipelining of data during direct memory accesses | |
US6799293B2 (en) | Sparse byte enable indicator for high speed memory access arbitration method and apparatus | |
US20050165737A1 (en) | Information processing apparatus | |
JPH10283302A (ja) | 複数のプロセッサに接続されたバスにデータを供給する方法およびシステム | |
US6839820B1 (en) | Method and system for controlling data access between at least two memory arrangements | |
JPH07319829A (ja) | データ転送方法 | |
KR20010050234A (ko) | 메모리(mem)와 결합한 데이터 처리용 디바이스 | |
JP2735246B2 (ja) | テストアンドセット方式 | |
JPS639259B2 (en]) | ||
JPS61292765A (ja) | デ−タ転送方式 | |
JPH0514293B2 (en]) | ||
JPH0137778B2 (en]) | ||
JPS6252342B2 (en]) | ||
JPH04369711A (ja) | 電子ディスクサブシステム | |
JPH0250504B2 (en]) | ||
JPH04141752A (ja) | 情報処理装置 | |
JPH0573473A (ja) | 産業用コンピユータシステム |